mirror of
https://gitlab.com/qemu-project/qemu
synced 2025-04-29 09:22:36 +08:00
qom: Make InterfaceInfo[] uses const
Mechanical change using: $ sed -i -E 's/\(InterfaceInfo.?\[/\(const InterfaceInfo\[/g' \ $(git grep -lE '\(InterfaceInfo.?\[\]\)') Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org> Message-Id: <20250424194905.82506-7-philmd@linaro.org>
This commit is contained in:
parent
231bf6dda1
commit
2cd09e47aa
@ -253,7 +253,7 @@ static const TypeInfo qauthz_list_info = {
|
||||
.instance_size = sizeof(QAuthZList),
|
||||
.instance_finalize = qauthz_list_finalize,
|
||||
.class_init = qauthz_list_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_USER_CREATABLE },
|
||||
{ }
|
||||
}
|
||||
|
@ -272,7 +272,7 @@ static const TypeInfo qauthz_list_file_info = {
|
||||
.instance_size = sizeof(QAuthZListFile),
|
||||
.instance_finalize = qauthz_list_file_finalize,
|
||||
.class_init = qauthz_list_file_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_USER_CREATABLE },
|
||||
{ }
|
||||
}
|
||||
|
@ -136,7 +136,7 @@ static const TypeInfo qauthz_pam_info = {
|
||||
.instance_size = sizeof(QAuthZPAM),
|
||||
.instance_finalize = qauthz_pam_finalize,
|
||||
.class_init = qauthz_pam_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_USER_CREATABLE },
|
||||
{ }
|
||||
}
|
||||
|
@ -111,7 +111,7 @@ static const TypeInfo qauthz_simple_info = {
|
||||
.instance_size = sizeof(QAuthZSimple),
|
||||
.instance_finalize = qauthz_simple_finalize,
|
||||
.class_init = qauthz_simple_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_USER_CREATABLE },
|
||||
{ }
|
||||
}
|
||||
|
@ -641,7 +641,7 @@ static const TypeInfo cryptodev_backend_info = {
|
||||
.instance_finalize = cryptodev_backend_finalize,
|
||||
.class_size = sizeof(CryptoDevBackendClass),
|
||||
.class_init = cryptodev_backend_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_USER_CREATABLE },
|
||||
{ }
|
||||
}
|
||||
|
@ -505,7 +505,7 @@ static const TypeInfo dbus_vmstate_info = {
|
||||
.instance_size = sizeof(DBusVMState),
|
||||
.instance_finalize = dbus_vmstate_finalize,
|
||||
.class_init = dbus_vmstate_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_USER_CREATABLE },
|
||||
{ TYPE_VMSTATE_IF },
|
||||
{ }
|
||||
|
@ -586,7 +586,7 @@ static const TypeInfo host_memory_backend_info = {
|
||||
.instance_size = sizeof(HostMemoryBackend),
|
||||
.instance_init = host_memory_backend_init,
|
||||
.instance_post_init = host_memory_backend_post_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_USER_CREATABLE },
|
||||
{ }
|
||||
}
|
||||
|
@ -342,7 +342,7 @@ static const TypeInfo types[] = {
|
||||
.instance_finalize = iommufd_backend_finalize,
|
||||
.class_size = sizeof(IOMMUFDBackendClass),
|
||||
.class_init = iommufd_backend_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_USER_CREATABLE },
|
||||
{ }
|
||||
}
|
||||
|
@ -119,7 +119,7 @@ static const TypeInfo rng_backend_info = {
|
||||
.class_size = sizeof(RngBackendClass),
|
||||
.class_init = rng_backend_class_init,
|
||||
.abstract = true,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_USER_CREATABLE },
|
||||
{ }
|
||||
}
|
||||
|
@ -967,7 +967,7 @@ static const TypeInfo throttle_group_info = {
|
||||
.instance_size = sizeof(ThrottleGroup),
|
||||
.instance_init = throttle_group_obj_init,
|
||||
.instance_finalize = throttle_group_obj_finalize,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_USER_CREATABLE },
|
||||
{ }
|
||||
},
|
||||
|
@ -375,7 +375,7 @@ static const TypeInfo qcrypto_secret_info = {
|
||||
.class_size = sizeof(QCryptoSecretCommonClass),
|
||||
.class_init = qcrypto_secret_class_init,
|
||||
.abstract = true,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_USER_CREATABLE },
|
||||
{ }
|
||||
}
|
||||
|
@ -118,7 +118,7 @@ static const TypeInfo qcrypto_tls_cipher_suites_info = {
|
||||
.instance_size = sizeof(QCryptoTLSCipherSuites),
|
||||
.class_size = sizeof(QCryptoTLSCredsClass),
|
||||
.class_init = qcrypto_tls_cipher_suites_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_USER_CREATABLE },
|
||||
{ TYPE_FW_CFG_DATA_GENERATOR_INTERFACE },
|
||||
{ }
|
||||
|
@ -152,7 +152,7 @@ static const TypeInfo qcrypto_tls_creds_anon_info = {
|
||||
.instance_finalize = qcrypto_tls_creds_anon_finalize,
|
||||
.class_size = sizeof(QCryptoTLSCredsAnonClass),
|
||||
.class_init = qcrypto_tls_creds_anon_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_USER_CREATABLE },
|
||||
{ }
|
||||
}
|
||||
|
@ -255,7 +255,7 @@ static const TypeInfo qcrypto_tls_creds_psk_info = {
|
||||
.instance_finalize = qcrypto_tls_creds_psk_finalize,
|
||||
.class_size = sizeof(QCryptoTLSCredsPSKClass),
|
||||
.class_init = qcrypto_tls_creds_psk_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_USER_CREATABLE },
|
||||
{ }
|
||||
}
|
||||
|
@ -828,7 +828,7 @@ static const TypeInfo qcrypto_tls_creds_x509_info = {
|
||||
.instance_finalize = qcrypto_tls_creds_x509_finalize,
|
||||
.class_size = sizeof(QCryptoTLSCredsX509Class),
|
||||
.class_init = qcrypto_tls_creds_x509_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_USER_CREATABLE },
|
||||
{ }
|
||||
}
|
||||
|
@ -126,7 +126,7 @@ static const TypeInfo event_loop_base_info = {
|
||||
.class_size = sizeof(EventLoopBaseClass),
|
||||
.class_init = event_loop_base_class_init,
|
||||
.abstract = true,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_USER_CREATABLE },
|
||||
{ }
|
||||
}
|
||||
|
@ -1044,7 +1044,7 @@ static const TypeInfo erst_type_info = {
|
||||
.parent = TYPE_PCI_DEVICE,
|
||||
.class_init = erst_class_init,
|
||||
.instance_size = sizeof(ERSTDeviceState),
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
||||
{ }
|
||||
}
|
||||
|
@ -494,7 +494,7 @@ static const TypeInfo acpi_ged_info = {
|
||||
.instance_size = sizeof(AcpiGedState),
|
||||
.instance_init = acpi_ged_initfn,
|
||||
.class_init = acpi_ged_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_HOTPLUG_HANDLER },
|
||||
{ TYPE_ACPI_DEVICE_IF },
|
||||
{ }
|
||||
|
@ -657,7 +657,7 @@ static const TypeInfo piix4_pm_info = {
|
||||
.instance_init = piix4_pm_init,
|
||||
.instance_size = sizeof(PIIX4PMState),
|
||||
.class_init = piix4_pm_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_HOTPLUG_HANDLER },
|
||||
{ TYPE_ACPI_DEVICE_IF },
|
||||
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
||||
|
@ -1713,7 +1713,7 @@ static const TypeInfo armsse_info = {
|
||||
.class_size = sizeof(ARMSSEClass),
|
||||
.instance_init = armsse_init,
|
||||
.abstract = true,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_IDAU_INTERFACE },
|
||||
{ }
|
||||
}
|
||||
|
@ -1453,7 +1453,7 @@ static const TypeInfo mps2tz_info = {
|
||||
.instance_size = sizeof(MPS2TZMachineState),
|
||||
.class_size = sizeof(MPS2TZMachineClass),
|
||||
.class_init = mps2tz_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_IDAU_INTERFACE },
|
||||
{ }
|
||||
},
|
||||
|
@ -3396,7 +3396,7 @@ static const TypeInfo virt_machine_info = {
|
||||
.class_size = sizeof(VirtMachineClass),
|
||||
.class_init = virt_machine_class_init,
|
||||
.instance_init = virt_instance_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_HOTPLUG_HANDLER },
|
||||
{ }
|
||||
},
|
||||
|
@ -1351,7 +1351,7 @@ static const TypeInfo ac97_info = {
|
||||
.parent = TYPE_PCI_DEVICE,
|
||||
.instance_size = sizeof(AC97LinkState),
|
||||
.class_init = ac97_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
||||
{ },
|
||||
},
|
||||
|
@ -896,7 +896,7 @@ static const TypeInfo es1370_info = {
|
||||
.parent = TYPE_PCI_DEVICE,
|
||||
.instance_size = sizeof (ES1370State),
|
||||
.class_init = es1370_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
||||
{ },
|
||||
},
|
||||
|
@ -1262,7 +1262,7 @@ static const TypeInfo intel_hda_info = {
|
||||
.instance_size = sizeof(IntelHDAState),
|
||||
.class_init = intel_hda_class_init,
|
||||
.abstract = true,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
||||
{ },
|
||||
},
|
||||
|
@ -487,7 +487,7 @@ static const TypeInfo via_ac97_info = {
|
||||
.parent = TYPE_PCI_DEVICE,
|
||||
.instance_size = sizeof(ViaAC97State),
|
||||
.class_init = via_ac97_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
||||
{ },
|
||||
},
|
||||
@ -522,7 +522,7 @@ static const TypeInfo via_mc97_info = {
|
||||
.parent = TYPE_PCI_DEVICE,
|
||||
.instance_size = sizeof(PCIDevice),
|
||||
.class_init = via_mc97_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
||||
{ },
|
||||
},
|
||||
|
@ -331,7 +331,7 @@ static const TypeInfo isa_fdc_info = {
|
||||
.instance_size = sizeof(FDCtrlISABus),
|
||||
.class_init = isabus_fdc_class_init,
|
||||
.instance_init = isabus_fdc_instance_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_ACPI_DEV_AML_IF },
|
||||
{ },
|
||||
},
|
||||
|
@ -268,7 +268,7 @@ static const TypeInfo diva_aux_info = {
|
||||
.instance_size = sizeof(DivaAuxState),
|
||||
.instance_init = diva_aux_init,
|
||||
.class_init = diva_aux_class_initfn,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
||||
{ },
|
||||
},
|
||||
@ -282,7 +282,7 @@ static const TypeInfo diva_serial_pci_info = {
|
||||
.instance_size = sizeof(PCIDivaSerialState),
|
||||
.instance_init = diva_serial_init,
|
||||
.class_init = diva_serial_class_initfn,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
||||
{ },
|
||||
},
|
||||
|
@ -627,7 +627,7 @@ static const TypeInfo parallel_isa_info = {
|
||||
.parent = TYPE_ISA_DEVICE,
|
||||
.instance_size = sizeof(ISAParallelState),
|
||||
.class_init = parallel_isa_class_initfn,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_ACPI_DEV_AML_IF },
|
||||
{ },
|
||||
},
|
||||
|
@ -146,7 +146,7 @@ static const TypeInfo serial_isa_info = {
|
||||
.instance_size = sizeof(ISASerialState),
|
||||
.instance_init = serial_isa_initfn,
|
||||
.class_init = serial_isa_class_initfn,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_ACPI_DEV_AML_IF },
|
||||
{ },
|
||||
},
|
||||
|
@ -194,7 +194,7 @@ static const TypeInfo multi_2x_serial_pci_info = {
|
||||
.instance_size = sizeof(PCIMultiSerialState),
|
||||
.instance_init = multi_serial_init,
|
||||
.class_init = multi_2x_serial_pci_class_initfn,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
||||
{ },
|
||||
},
|
||||
@ -206,7 +206,7 @@ static const TypeInfo multi_4x_serial_pci_info = {
|
||||
.instance_size = sizeof(PCIMultiSerialState),
|
||||
.instance_init = multi_serial_init,
|
||||
.class_init = multi_4x_serial_pci_class_initfn,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
||||
{ },
|
||||
},
|
||||
|
@ -115,7 +115,7 @@ static const TypeInfo serial_pci_info = {
|
||||
.instance_size = sizeof(PCISerialState),
|
||||
.instance_init = serial_pci_init,
|
||||
.class_init = serial_pci_class_initfn,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
||||
{ },
|
||||
},
|
||||
|
@ -1188,7 +1188,7 @@ static const TypeInfo virtio_device_info = {
|
||||
.parent = TYPE_VIRTIO_DEVICE,
|
||||
.instance_size = sizeof(VirtIOSerial),
|
||||
.class_init = virtio_serial_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_HOTPLUG_HANDLER },
|
||||
{ }
|
||||
}
|
||||
|
@ -260,7 +260,7 @@ static const TypeInfo bus_info = {
|
||||
.instance_init = qbus_initfn,
|
||||
.instance_finalize = qbus_finalize,
|
||||
.class_init = bus_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_RESETTABLE_INTERFACE },
|
||||
{ }
|
||||
},
|
||||
|
@ -870,7 +870,7 @@ static const TypeInfo device_type_info = {
|
||||
.class_init = device_class_init,
|
||||
.abstract = true,
|
||||
.class_size = sizeof(DeviceClass),
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_VMSTATE_IF },
|
||||
{ TYPE_RESETTABLE_INTERFACE },
|
||||
{ }
|
||||
|
@ -99,7 +99,7 @@ static const TypeInfo cswmbcci_info = {
|
||||
.parent = TYPE_PCI_DEVICE,
|
||||
.class_init = cswmbcci_class_init,
|
||||
.instance_size = sizeof(CSWMBCCIDev),
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ INTERFACE_PCIE_DEVICE },
|
||||
{ }
|
||||
},
|
||||
|
@ -147,7 +147,7 @@ static const TypeInfo apple_gfx_pci_types[] = {
|
||||
.instance_size = sizeof(AppleGFXPCIState),
|
||||
.class_init = apple_gfx_pci_class_init,
|
||||
.instance_init = apple_gfx_pci_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ INTERFACE_PCIE_DEVICE },
|
||||
{ },
|
||||
},
|
||||
|
@ -1079,7 +1079,7 @@ static const TypeInfo ati_vga_info = {
|
||||
.instance_size = sizeof(ATIVGAState),
|
||||
.class_init = ati_vga_class_init,
|
||||
.instance_init = ati_vga_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
||||
{ },
|
||||
},
|
||||
|
@ -374,7 +374,7 @@ static const TypeInfo bochs_display_type_info = {
|
||||
.instance_size = sizeof(BochsDisplayState),
|
||||
.instance_init = bochs_display_init,
|
||||
.class_init = bochs_display_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ INTERFACE_PCIE_DEVICE },
|
||||
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
||||
{ },
|
||||
|
@ -3013,7 +3013,7 @@ static const TypeInfo cirrus_vga_info = {
|
||||
.parent = TYPE_PCI_DEVICE,
|
||||
.instance_size = sizeof(PCICirrusVGAState),
|
||||
.class_init = cirrus_vga_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
||||
{ },
|
||||
},
|
||||
|
@ -2517,7 +2517,7 @@ static const TypeInfo qxl_pci_type_info = {
|
||||
.instance_size = sizeof(PCIQXLDevice),
|
||||
.abstract = true,
|
||||
.class_init = qxl_pci_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
||||
{ },
|
||||
},
|
||||
|
@ -2196,7 +2196,7 @@ static const TypeInfo sm501_pci_info = {
|
||||
.instance_size = sizeof(SM501PCIState),
|
||||
.class_init = sm501_pci_class_init,
|
||||
.instance_init = sm501_pci_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
||||
{ },
|
||||
},
|
||||
|
@ -369,7 +369,7 @@ static const TypeInfo vga_pci_type_info = {
|
||||
.instance_size = sizeof(PCIVGAState),
|
||||
.abstract = true,
|
||||
.class_init = vga_pci_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
||||
{ TYPE_ACPI_DEV_AML_IF },
|
||||
{ },
|
||||
|
@ -34,7 +34,7 @@ static const TypeInfo virtio_gpu_rutabaga_pci_info[] = {
|
||||
.parent = TYPE_VIRTIO_GPU_PCI_BASE,
|
||||
.instance_size = sizeof(VirtIOGPURutabagaPCI),
|
||||
.instance_init = virtio_gpu_rutabaga_initfn,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
||||
{ },
|
||||
}
|
||||
|
@ -1363,7 +1363,7 @@ static const TypeInfo vmsvga_info = {
|
||||
.parent = TYPE_PCI_DEVICE,
|
||||
.instance_size = sizeof(struct pci_vmsvga_state_s),
|
||||
.class_init = vmsvga_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
||||
{ },
|
||||
},
|
||||
|
@ -618,7 +618,7 @@ static const TypeInfo i8257_info = {
|
||||
.parent = TYPE_ISA_DEVICE,
|
||||
.instance_size = sizeof(I8257State),
|
||||
.class_init = i8257_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_ISADMA },
|
||||
{ }
|
||||
}
|
||||
|
@ -662,7 +662,7 @@ static const TypeInfo xilinx_axidma_data_stream_info = {
|
||||
.instance_size = sizeof(XilinxAXIDMAStreamSink),
|
||||
.class_init = xilinx_axidma_stream_class_init,
|
||||
.class_data = &xilinx_axidma_data_stream_class,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_STREAM_SINK },
|
||||
{ }
|
||||
}
|
||||
@ -674,7 +674,7 @@ static const TypeInfo xilinx_axidma_control_stream_info = {
|
||||
.instance_size = sizeof(XilinxAXIDMAStreamSink),
|
||||
.class_init = xilinx_axidma_stream_class_init,
|
||||
.class_data = &xilinx_axidma_control_stream_class,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_STREAM_SINK },
|
||||
{ }
|
||||
}
|
||||
|
@ -744,7 +744,7 @@ static const TypeInfo xlnx_csu_dma_info = {
|
||||
.class_init = xlnx_csu_dma_class_init,
|
||||
.class_size = sizeof(XlnxCSUDMAClass),
|
||||
.instance_init = xlnx_csu_dma_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_STREAM_SINK },
|
||||
{ }
|
||||
}
|
||||
|
@ -713,7 +713,7 @@ static const TypeInfo HP_B160L_machine_init_typeinfo = {
|
||||
.name = MACHINE_TYPE_NAME("B160L"),
|
||||
.parent = TYPE_MACHINE,
|
||||
.class_init = HP_B160L_machine_init_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_NMI },
|
||||
{ }
|
||||
},
|
||||
@ -749,7 +749,7 @@ static const TypeInfo HP_C3700_machine_init_typeinfo = {
|
||||
.name = MACHINE_TYPE_NAME("C3700"),
|
||||
.parent = TYPE_MACHINE,
|
||||
.class_init = HP_C3700_machine_init_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_NMI },
|
||||
{ }
|
||||
},
|
||||
|
@ -145,7 +145,7 @@ static const TypeInfo ich9_smb_info = {
|
||||
.parent = TYPE_PCI_DEVICE,
|
||||
.instance_size = sizeof(ICH9SMBState),
|
||||
.class_init = ich9_smb_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
||||
{ TYPE_ACPI_DEV_AML_IF },
|
||||
{ },
|
||||
|
@ -1719,7 +1719,7 @@ static const TypeInfo amdvi_pci = {
|
||||
.parent = TYPE_PCI_DEVICE,
|
||||
.instance_size = sizeof(AMDVIPCIState),
|
||||
.class_init = amdvi_pci_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
||||
{ },
|
||||
},
|
||||
|
@ -726,7 +726,7 @@ static const TypeInfo microvm_machine_info = {
|
||||
.instance_init = microvm_machine_initfn,
|
||||
.class_size = sizeof(MicrovmMachineClass),
|
||||
.class_init = microvm_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_HOTPLUG_HANDLER },
|
||||
{ }
|
||||
},
|
||||
|
@ -1870,7 +1870,7 @@ static const TypeInfo pc_machine_info = {
|
||||
.instance_init = pc_machine_initfn,
|
||||
.class_size = sizeof(PCMachineClass),
|
||||
.class_init = pc_machine_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_HOTPLUG_HANDLER },
|
||||
{ }
|
||||
},
|
||||
|
@ -173,7 +173,7 @@ static const TypeInfo sgx_epc_info = {
|
||||
.instance_init = sgx_epc_init,
|
||||
.class_init = sgx_epc_class_init,
|
||||
.class_size = sizeof(DeviceClass),
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_MEMORY_DEVICE },
|
||||
{ }
|
||||
},
|
||||
|
@ -450,7 +450,7 @@ static const TypeInfo x86_machine_info = {
|
||||
.instance_init = x86_machine_initfn,
|
||||
.class_size = sizeof(X86MachineClass),
|
||||
.class_init = x86_machine_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_NMI },
|
||||
{ }
|
||||
},
|
||||
|
@ -604,7 +604,7 @@ static const TypeInfo xen_platform_info = {
|
||||
.parent = TYPE_PCI_DEVICE,
|
||||
.instance_size = sizeof(PCIXenPlatformState),
|
||||
.class_init = xen_platform_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
||||
{ },
|
||||
},
|
||||
|
@ -139,7 +139,7 @@ static const TypeInfo xen_pv_type_info = {
|
||||
.parent = TYPE_PCI_DEVICE,
|
||||
.instance_size = sizeof(XenPVDevice),
|
||||
.class_init = xen_pv_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
||||
{ },
|
||||
},
|
||||
|
@ -197,7 +197,7 @@ static const TypeInfo ich_ahci_info = {
|
||||
.instance_size = sizeof(AHCIPCIState),
|
||||
.instance_init = pci_ich9_ahci_init,
|
||||
.class_init = ich_ahci_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
||||
{ },
|
||||
},
|
||||
|
@ -625,7 +625,7 @@ static const TypeInfo pci_ide_type_info = {
|
||||
.instance_size = sizeof(PCIIDEState),
|
||||
.instance_init = pci_ide_init,
|
||||
.abstract = true,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
||||
{ },
|
||||
},
|
||||
|
@ -958,7 +958,7 @@ static const TypeInfo i8042_info = {
|
||||
.instance_size = sizeof(ISAKBDState),
|
||||
.instance_init = i8042_initfn,
|
||||
.class_init = i8042_class_initfn,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_ACPI_DEV_AML_IF },
|
||||
{ },
|
||||
},
|
||||
|
@ -382,7 +382,7 @@ static const TypeInfo arm_gic_common_type = {
|
||||
.class_size = sizeof(ARMGICCommonClass),
|
||||
.class_init = arm_gic_common_class_init,
|
||||
.abstract = true,
|
||||
.interfaces = (InterfaceInfo []) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_ARM_LINUX_BOOT_IF },
|
||||
{ },
|
||||
},
|
||||
|
@ -644,7 +644,7 @@ static const TypeInfo arm_gicv3_common_type = {
|
||||
.class_init = arm_gicv3_common_class_init,
|
||||
.instance_finalize = arm_gicv3_finalize,
|
||||
.abstract = true,
|
||||
.interfaces = (InterfaceInfo []) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_ARM_LINUX_BOOT_IF },
|
||||
{ },
|
||||
},
|
||||
|
@ -204,7 +204,7 @@ static const TypeInfo goldfish_pic_info = {
|
||||
.class_init = goldfish_pic_class_init,
|
||||
.instance_init = goldfish_pic_instance_init,
|
||||
.instance_size = sizeof(GoldfishPICState),
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_INTERRUPT_STATS_PROVIDER },
|
||||
{ }
|
||||
},
|
||||
|
@ -226,7 +226,7 @@ static const TypeInfo pic_common_type = {
|
||||
.class_size = sizeof(PICCommonClass),
|
||||
.class_init = pic_common_class_init,
|
||||
.abstract = true,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_INTERRUPT_STATS_PROVIDER },
|
||||
{ }
|
||||
},
|
||||
|
@ -215,7 +215,7 @@ static const TypeInfo ioapic_common_type = {
|
||||
.class_size = sizeof(IOAPICCommonClass),
|
||||
.class_init = ioapic_common_class_init,
|
||||
.abstract = true,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_INTERRUPT_STATS_PROVIDER },
|
||||
{ }
|
||||
},
|
||||
|
@ -196,7 +196,7 @@ static const TypeInfo loongarch_extioi_common_types[] = {
|
||||
.instance_size = sizeof(LoongArchExtIOICommonState),
|
||||
.class_size = sizeof(LoongArchExtIOICommonClass),
|
||||
.class_init = loongarch_extioi_common_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_HOTPLUG_HANDLER },
|
||||
{ }
|
||||
},
|
||||
|
@ -162,7 +162,7 @@ static const TypeInfo loongarch_ipi_types[] = {
|
||||
.instance_size = sizeof(LoongarchIPIState),
|
||||
.class_size = sizeof(LoongarchIPIClass),
|
||||
.class_init = loongarch_ipi_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_HOTPLUG_HANDLER },
|
||||
{ }
|
||||
},
|
||||
|
@ -110,7 +110,7 @@ static const TypeInfo m68k_irqc_type_info = {
|
||||
.instance_size = sizeof(M68KIRQCState),
|
||||
.instance_init = m68k_irqc_instance_init,
|
||||
.class_init = m68k_irqc_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_NMI },
|
||||
{ TYPE_INTERRUPT_STATS_PROVIDER },
|
||||
{ }
|
||||
|
@ -2106,7 +2106,7 @@ static const TypeInfo pnv_xive_info = {
|
||||
.instance_size = sizeof(PnvXive),
|
||||
.class_init = pnv_xive_class_init,
|
||||
.class_size = sizeof(PnvXiveClass),
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_PNV_XSCOM_INTERFACE },
|
||||
{ }
|
||||
}
|
||||
|
@ -2547,7 +2547,7 @@ static const TypeInfo pnv_xive2_info = {
|
||||
.instance_size = sizeof(PnvXive2),
|
||||
.class_init = pnv_xive2_class_init,
|
||||
.class_size = sizeof(PnvXive2Class),
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_PNV_XSCOM_INTERFACE },
|
||||
{ }
|
||||
}
|
||||
|
@ -460,7 +460,7 @@ static const TypeInfo slavio_intctl_info = {
|
||||
.instance_size = sizeof(SLAVIO_INTCTLState),
|
||||
.instance_init = slavio_intctl_init,
|
||||
.class_init = slavio_intctl_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_INTERRUPT_STATS_PROVIDER },
|
||||
{ }
|
||||
},
|
||||
|
@ -856,7 +856,7 @@ static const TypeInfo spapr_xive_info = {
|
||||
.instance_size = sizeof(SpaprXive),
|
||||
.class_init = spapr_xive_class_init,
|
||||
.class_size = sizeof(SpaprXiveClass),
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_SPAPR_INTC },
|
||||
{ }
|
||||
},
|
||||
|
@ -461,7 +461,7 @@ static const TypeInfo ics_spapr_info = {
|
||||
.name = TYPE_ICS_SPAPR,
|
||||
.parent = TYPE_ICS,
|
||||
.class_init = ics_spapr_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_SPAPR_INTC },
|
||||
{ }
|
||||
},
|
||||
|
@ -2108,7 +2108,7 @@ static const TypeInfo xive_router_info = {
|
||||
.instance_size = sizeof(XiveRouter),
|
||||
.class_size = sizeof(XiveRouterClass),
|
||||
.class_init = xive_router_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_XIVE_NOTIFIER },
|
||||
{ TYPE_XIVE_PRESENTER },
|
||||
{ }
|
||||
|
@ -1609,7 +1609,7 @@ static const TypeInfo xive2_router_info = {
|
||||
.instance_size = sizeof(Xive2Router),
|
||||
.class_size = sizeof(Xive2RouterClass),
|
||||
.class_init = xive2_router_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_XIVE_NOTIFIER },
|
||||
{ TYPE_XIVE_PRESENTER },
|
||||
{ }
|
||||
|
@ -650,7 +650,7 @@ static const TypeInfo tpci200_info = {
|
||||
.parent = TYPE_PCI_DEVICE,
|
||||
.instance_size = sizeof(TPCI200State),
|
||||
.class_init = tpci200_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
||||
{ },
|
||||
},
|
||||
|
@ -161,7 +161,7 @@ static const TypeInfo isa_ipmi_bt_info = {
|
||||
.instance_size = sizeof(ISAIPMIBTDevice),
|
||||
.instance_init = isa_ipmi_bt_init,
|
||||
.class_init = isa_ipmi_bt_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_IPMI_INTERFACE },
|
||||
{ TYPE_ACPI_DEV_AML_IF },
|
||||
{ }
|
||||
|
@ -167,7 +167,7 @@ static const TypeInfo isa_ipmi_kcs_info = {
|
||||
.instance_size = sizeof(ISAIPMIKCSDevice),
|
||||
.instance_init = isa_ipmi_kcs_init,
|
||||
.class_init = isa_ipmi_kcs_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_IPMI_INTERFACE },
|
||||
{ TYPE_ACPI_DEV_AML_IF },
|
||||
{ }
|
||||
|
@ -145,7 +145,7 @@ static const TypeInfo pci_ipmi_bt_info = {
|
||||
.instance_size = sizeof(PCIIPMIBTDevice),
|
||||
.instance_init = pci_ipmi_bt_instance_init,
|
||||
.class_init = pci_ipmi_bt_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_IPMI_INTERFACE },
|
||||
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
||||
{ }
|
||||
|
@ -144,7 +144,7 @@ static const TypeInfo pci_ipmi_kcs_info = {
|
||||
.instance_size = sizeof(PCIIPMIKCSDevice),
|
||||
.instance_init = pci_ipmi_kcs_instance_init,
|
||||
.class_init = pci_ipmi_kcs_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_IPMI_INTERFACE },
|
||||
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
||||
{ }
|
||||
|
@ -376,7 +376,7 @@ static const TypeInfo smbus_ipmi_info = {
|
||||
.instance_size = sizeof(SMBusIPMIDevice),
|
||||
.instance_init = smbus_ipmi_init,
|
||||
.class_init = smbus_ipmi_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_IPMI_INTERFACE },
|
||||
{ TYPE_ACPI_DEV_AML_IF },
|
||||
{ }
|
||||
|
@ -142,7 +142,7 @@ static const TypeInfo i82378_type_info = {
|
||||
.instance_size = sizeof(I82378State),
|
||||
.instance_init = i82378_init,
|
||||
.class_init = i82378_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
||||
{ },
|
||||
},
|
||||
|
@ -915,7 +915,7 @@ static const TypeInfo ich9_lpc_info = {
|
||||
.instance_size = sizeof(ICH9LPCState),
|
||||
.instance_init = ich9_lpc_initfn,
|
||||
.class_init = ich9_lpc_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_HOTPLUG_HANDLER },
|
||||
{ TYPE_ACPI_DEVICE_IF },
|
||||
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
||||
|
@ -445,7 +445,7 @@ static const TypeInfo piix_pci_type_info = {
|
||||
.instance_init = pci_piix_init,
|
||||
.abstract = true,
|
||||
.class_init = pci_piix_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
||||
{ TYPE_ACPI_DEV_AML_IF },
|
||||
{ },
|
||||
|
@ -243,7 +243,7 @@ static const TypeInfo via_pm_info = {
|
||||
.parent = TYPE_PCI_DEVICE,
|
||||
.instance_size = sizeof(ViaPMState),
|
||||
.abstract = true,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
||||
{ },
|
||||
},
|
||||
@ -634,7 +634,7 @@ static const TypeInfo via_isa_info = {
|
||||
.instance_size = sizeof(ViaISAState),
|
||||
.instance_init = via_isa_init,
|
||||
.abstract = true,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
||||
{ },
|
||||
},
|
||||
|
@ -1186,7 +1186,7 @@ static const TypeInfo virt_machine_types[] = {
|
||||
.instance_size = sizeof(LoongArchVirtMachineState),
|
||||
.class_init = virt_class_init,
|
||||
.instance_init = virt_initfn,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_HOTPLUG_HANDLER },
|
||||
{ }
|
||||
},
|
||||
|
@ -248,7 +248,7 @@ static const TypeInfo glue_info_types[] = {
|
||||
.instance_init = glue_init,
|
||||
.instance_finalize = glue_finalize,
|
||||
.class_init = glue_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_NMI },
|
||||
{ }
|
||||
},
|
||||
|
@ -2174,7 +2174,7 @@ static const TypeInfo ct3d_info = {
|
||||
.class_size = sizeof(struct CXLType3Class),
|
||||
.class_init = ct3_class_init,
|
||||
.instance_size = sizeof(CXLType3Dev),
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ INTERFACE_CXL_DEVICE },
|
||||
{ INTERFACE_PCIE_DEVICE },
|
||||
{}
|
||||
|
@ -301,7 +301,7 @@ static const TypeInfo pc_dimm_info = {
|
||||
.instance_init = pc_dimm_init,
|
||||
.class_init = pc_dimm_class_init,
|
||||
.class_size = sizeof(PCDIMMDeviceClass),
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_MEMORY_DEVICE },
|
||||
{ }
|
||||
},
|
||||
|
@ -393,7 +393,7 @@ static const TypeInfo applesmc_isa_info = {
|
||||
.parent = TYPE_ISA_DEVICE,
|
||||
.instance_size = sizeof(AppleSMCState),
|
||||
.class_init = qdev_applesmc_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_ACPI_DEV_AML_IF },
|
||||
{ },
|
||||
},
|
||||
|
@ -436,7 +436,7 @@ static const TypeInfo edu_types[] = {
|
||||
.instance_size = sizeof(EduState),
|
||||
.instance_init = edu_instance_init,
|
||||
.class_init = edu_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
||||
{ },
|
||||
},
|
||||
|
@ -1002,7 +1002,7 @@ static const TypeInfo ivshmem_common_info = {
|
||||
.instance_size = sizeof(IVShmemState),
|
||||
.abstract = true,
|
||||
.class_init = ivshmem_common_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
||||
{ },
|
||||
},
|
||||
|
@ -210,7 +210,7 @@ static const TypeInfo macio_gpio_init_info = {
|
||||
.instance_size = sizeof(MacIOGPIOState),
|
||||
.instance_init = macio_gpio_init,
|
||||
.class_init = macio_gpio_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_NMI },
|
||||
{ }
|
||||
},
|
||||
|
@ -465,7 +465,7 @@ static const TypeInfo macio_type_info = {
|
||||
.instance_init = macio_instance_init,
|
||||
.abstract = true,
|
||||
.class_init = macio_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
||||
{ },
|
||||
},
|
||||
|
@ -345,7 +345,7 @@ static const TypeInfo pci_testdev_info = {
|
||||
.parent = TYPE_PCI_DEVICE,
|
||||
.instance_size = sizeof(PCITestDevState),
|
||||
.class_init = pci_testdev_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
||||
{ },
|
||||
},
|
||||
|
@ -121,7 +121,7 @@ static const TypeInfo pvpanic_isa_info = {
|
||||
.instance_size = sizeof(PVPanicISAState),
|
||||
.instance_init = pvpanic_isa_initfn,
|
||||
.class_init = pvpanic_isa_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_ACPI_DEV_AML_IF },
|
||||
{ },
|
||||
},
|
||||
|
@ -80,7 +80,7 @@ static const TypeInfo pvpanic_pci_info = {
|
||||
.parent = TYPE_PCI_DEVICE,
|
||||
.instance_size = sizeof(PVPanicPCIState),
|
||||
.class_init = pvpanic_pci_class_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
||||
{ }
|
||||
}
|
||||
|
@ -833,7 +833,7 @@ static const TypeInfo cframe_reg_info = {
|
||||
.instance_size = sizeof(XlnxVersalCFrameReg),
|
||||
.class_init = cframe_reg_class_init,
|
||||
.instance_init = cframe_reg_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_XLNX_CFI_IF },
|
||||
{ }
|
||||
}
|
||||
|
@ -532,7 +532,7 @@ static const TypeInfo cfu_apb_info = {
|
||||
.instance_size = sizeof(XlnxVersalCFUAPB),
|
||||
.class_init = cfu_apb_class_init,
|
||||
.instance_init = cfu_apb_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_XLNX_CFI_IF },
|
||||
{ }
|
||||
}
|
||||
@ -545,7 +545,7 @@ static const TypeInfo cfu_fdro_info = {
|
||||
.class_init = cfu_fdro_class_init,
|
||||
.instance_init = cfu_fdro_init,
|
||||
.instance_finalize = cfu_fdro_finalize,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ TYPE_XLNX_CFI_IF },
|
||||
{ }
|
||||
}
|
||||
|
@ -305,7 +305,7 @@ static const TypeInfo kvaser_pci_info = {
|
||||
.instance_size = sizeof(KvaserPCIState),
|
||||
.class_init = kvaser_pci_class_init,
|
||||
.instance_init = kvaser_pci_instance_init,
|
||||
.interfaces = (InterfaceInfo[]) {
|
||||
.interfaces = (const InterfaceInfo[]) {
|
||||
{ INTERFACE_CONVENTIONAL_PCI_DEVICE },
|
||||
{ },
|
||||
},
|
||||
|
Some files were not shown because too many files have changed in this diff Show More
Loading…
x
Reference in New Issue
Block a user